


ETHERNET PHY

```

MODE2[3:0]
(Default assemble: 0000)
1100 BaseT, RMI1;
1101 BaseT, RMI12;
1110 100X, RGMII, 75OHMS;
1111 100X, TRANS, 75OHMS;
0000 BaseT, RGMII;
0001 BaseT, SGMII;
0010 1000X, RGMII, 50OHMS;
0011 1000X, RGMII, 75OHMS;
0100 1000X, TRANS, 50OHMS;
0101 1000X, TRANS, 75OHMS;
0110 100X, RGMII, 50OHMS;
0111 100X, TRANS, 50OHMS;
Others Reserved


Power-on Strapping Pins
PHYADDRESS0 ENETO_RGMII_RXD0
PHYADDRESS1 ENETO_RGMII_RXD1
MODE2[1] ENETO_RGMII_RXD2
MODE2[3] ENETO_RGMII_RXD3
MODE2[2] ENETO_RGMII_RXC
MODE2[0] ENETO_RGMII_RX_CTL
SEL_GPIO_INT LED_1000
0: INT ; 1:GPIO LED_ACT
Select the core
voltage level:
0:1.1V, 1:1.2V
    
```



Power-on Strapping Pins

PHY PIN	PHY CFG	Default	Definition
RXD0	PHYADDRESS0	0	LED_ACT and RXD0-0 set the lower three bits of the physical address. The upper two bits of the physical address are set to the default, 100s.
RXD1	PHYADDRESS1	0	
LED_ACT	PHYADDRESS2	1	
RX_DV	MODE[0]	0	0000 1000 BaseT, RGMII 0001 1000 BaseT, SGMII 0010 1000 BaseT, RGMII, 50 Ohm 0011 1000 BaseT, RGMII, 75 Ohm 0100 1000 BaseT, TRANS, 50 Ohm 0101 1000 BaseT, TRANS, 75 Ohm 0110 100 BaseT, RGMII, 50 Ohm 0111 100 BaseT, RGMII, 75 Ohm 1000 1000 BaseT, TRANS, 50 Ohm 1001 1000 BaseT, TRANS, 75 Ohm 1010 1000 BaseT, TRANS, 50 Ohm 1011 1000 BaseT, TRANS, 75 Ohm 1100 1000 BaseT, TRANS, 50 Ohm 1101 1000 BaseT, TRANS, 75 Ohm 1110 1000 BaseT, TRANS, 50 Ohm 1111 1000 BaseT, TRANS, 75 Ohm Others Reserved
LED_LINK1000	INT_SELECT	1	0: INT ; 1: GPIO


i.MX8M Mini PWR



LPDDR4 2GB

Power supply voltage ramp:

RESET_n is held LOW.
 VDD1 >= VDD2
 VDD2 >= VDDQ




Data Bus

Pin Name	LPDDR4	DDR4
DRAM_DQS0_P	DQS0_L_A	DQS0_L_A
DRAM_DQS0_N	DQS0_C_A	DQS0_C_A
DRAM_DM0	DM0_A	DM0_A / DBIL_n_A
DRAM_DQ00	DQ0_A	DQ0_A
DRAM_DQ01	DQ1_A	DQ1_A
DRAM_DQ02	DQ2_A	DQ2_A
DRAM_DQ03	DQ3_A	DQ3_A
DRAM_DQ04	DQ4_A	DQ4_A
DRAM_DQ05	DQ5_A	DQ5_A
DRAM_DQ06	DQ6_A	DQ6_A
DRAM_DQ07	DQ7_A	DQ7_A
DRAM_DQS1_P	DQS1_L_A	DQS1_L_A
DRAM_DQS1_N	DQS1_C_A	DQS1_C_A
DRAM_DM1	DM1_A	DM1_A / DBIU_n_A
DRAM_DQ08	DQ8_A	DQ8_A
DRAM_DQ09	DQ9_A	DQ9_A
DRAM_DQ10	DQ10_A	DQ10_A
DRAM_DQ11	DQ11_A	DQ11_A
DRAM_DQ12	DQ12_A	DQ12_A
DRAM_DQ13	DQ13_A	DQ13_A
DRAM_DQ14	DQ14_A	DQ14_A
DRAM_DQ15	DQ15_A	DQ15_A
DRAM_DQS2_P	DQS2_L_B	DQS2_L_B
DRAM_DQS2_N	DQS2_C_B	DQS2_C_B
DRAM_DM2	DM2_B	DM2_B / DBIL_n_B
DRAM_DQ16	DQ16_B	DQ16_B
DRAM_DQ17	DQ17_B	DQ17_B
DRAM_DQ18	DQ18_B	DQ18_B
DRAM_DQ19	DQ19_B	DQ19_B
DRAM_DQ20	DQ20_B	DQ20_B
DRAM_DQ21	DQ21_B	DQ21_B
DRAM_DQ22	DQ22_B	DQ22_B
DRAM_DQ23	DQ23_B	DQ23_B
DRAM_DQS3_P	DQS3_L_B	DQS3_L_B
DRAM_DQS3_N	DQS3_C_B	DQS3_C_B
DRAM_DM3	DM3_B	DM3_B / DBIU_n_B
DRAM_DQ24	DQ24_B	DQ24_B
DRAM_DQ25	DQ25_B	DQ25_B
DRAM_DQ26	DQ26_B	DQ26_B
DRAM_DQ27	DQ27_B	DQ27_B
DRAM_DQ28	DQ28_B	DQ28_B
DRAM_DQ29	DQ29_B	DQ29_B
DRAM_DQ30	DQ30_B	DQ30_B
DRAM_DQ31	DQ31_B	DQ31_B


Command/Address

Pin Name	LPDDR4	DDR4
DRAM_RESET_N	RESET_N	RESET_n
DRAM_ALERT_N	MTEST1	ALERT_n / MTEST1
DRAM_AC00	CKE0_A	CKE0
DRAM_AC01	CKE1_A	CKE1
DRAM_AC02	CS0_A	CS0_n
DRAM_AC03	CS1_A	CS1_n
DRAM_AC04	CK_L_A	BG0
DRAM_AC05	CK_C_A	BG1
DRAM_AC06	/	ACT_n
DRAM_AC07	/	A9
DRAM_AC08	CA0_A	A12
DRAM_AC09	CA1_A	A11
DRAM_AC10	CA2_A	A7
DRAM_AC11	CA3_A	A8
DRAM_AC12	CA4_A	A6
DRAM_AC13	CA5_A	A5
DRAM_AC14	/	A4
DRAM_AC15	/	A3
DRAM_AC16	/	CK_L_A
DRAM_AC17	/	CK_C_A
DRAM_AC18	/	A1
DRAM_AC19	MTEST	MTEST
DRAM_AC20	CKE0_B	CK_L_B
DRAM_AC21	CKE1_B	CK_C_B
DRAM_AC22	CS1_B	/
DRAM_AC23	CS0_B	/
DRAM_AC24	CK_L_B	A2
DRAM_AC25	CK_C_B	A1
DRAM_AC26	/	BA1
DRAM_AC27	/	PARITY
DRAM_AC28	CA0_B	A13
DRAM_AC29	CA1_B	BA0
DRAM_AC30	CA2_B	A10/AP
DRAM_AC31	CA3_B	A0
DRAM_AC32	CA4_B	A3
DRAM_AC33	CA5_B	CAS_n / A15
DRAM_AC34	/	WE_n / A14
DRAM_AC35	/	RAS_n / A16
DRAM_AC36	/	ODT0
DRAM_AC37	/	ODT1
DRAM_AC38	/	CS1_n
DRAM_AC39	/	CT
DRAM_ZV_SENSE	Z0	Z0
DRAM_ZN	Z0	Z0
DRAM_VREF	VREF	VREF




i.MX8M Mini IO Interface

U4H i.MX8M Mini - NAND




MIMX8MM6DVTLZAA
QUAD/COM
1.8GHz




eMMC
QUAD NOR

U4J i.MX8M Mini - eNET




MIMX8MM6DVTLZAA
QUAD/COM
1.8GHz




GE PHY 8031

U4G i.MX8M Mini - SAI




MIMX8MM6DVTLZAA
QUAD/COM
1.8GHz

U4K i.MX8M Mini - SPI&GPIO




MIMX8MM6DVTLZAA
QUAD/COM
1.8GHz

U4I i.MX8M Mini - SDHC




MIMX8MM6DVTLZAA
QUAD/COM
1.8GHz




uSD
PCIe_nWAKE



U4F i.MX8M Mini - UART&I2C







MIMX8MM6DVTLZAA
QUAD/COM
1.8GHz



CHECK POWER LEVEL



i.MX8M Mini PHYs



SRMM8QDW00D02GE008V12C0 nA nW




Copyright (c) 2014 SolidRun Ltd.
Released under Creative Commons Attribution 3.0 Unported License
All Rights Reserved

Size B	Title CPU PHY	Rev 1.2
Date:	Monday, January 06, 2020	Sheet 7 of 12

i.MX8M Mini MISC

JTAG Debug





SRMM8QDW00D02GE008V12C0 nA nW

 Copyright (c) 2014 SolidRun Ltd.
Released under Creative Commons Attribution 3.0 Unported License
All Rights Reserved



Size A4	Title CPU MISC	Rev 1.2
Date: Monday, January 06, 2020		Sheet 8 of 12

Storage

eMMC 5.1



QSPI Flash



SRMM8QDW00D02GE008V12C0 nA nW





Copyright (c) 2014 SolidRun Ltd.
Released under Creative Commons Attribution 3.0 Unported License
All Rights Reserved

Size	Title	Rev
B	eMMC/QSPI	1.2

Date: Monday, January 06, 2020 Sheet 9 of 12

SYS PMIC



Note:

1. Use PWRON for the RESET Button as default, need to configure PWRON_B long push as 10ms, Cold Reset, and PWRON_B short push detect should be disabled!
2. Use WDOG_B for the RESET Button, needs:
 Depopulate R127;
 Populate R128, R107;
 Configure WDOG_B as Cold Reset!

i.MX8M Mini LPDDR4 EVK Power Sequence						
SEQ	PWR/Signal	REG	MIN	TYP	MAX	Curr(mA)
1	NVCC_SNV5_1V8	LDO1	1.65	1.8	1.95	10
2	VDD_SNV5_OV8	LDO2	0.81	0.8	0.89/0.945	10
3	RTC_RESET_B	RTC_RESET_B	--	--	--	--
4	CLK_32K_OUT	RTC_CLK	--	--	--	--
5	VDD_SOC_OV8	BUCK1	0.72	0.8	0.88	3000
6	VDD_DRAM&PU_OV9	BUCK5	0.72/0.81	0.8/0.9	0.88/0.945	3000
6	VDD_PHY_OV9	LDO4	0.81	0.9	0.945	250
7	VDD_ARM_OV9	BUCK2	0.72/0.81/0.9	0.8/0.9/1.0	0.88/0.945/1.025	3000
7	VDDA_1V8	LDO3	1.71	1.8	1.89	300
8	VDD_1V8/NVCC_1V8	BUCK7	1.65	1.8	1.95	1500
9	NVCC_DRAM_1V1	BUCK8	1.045	1.1	3.6	3000
10	NVCC_3V3	BUCK6	3	3.3	3.6	3000
10	NVCC_SD2	MUXSW	3.0/1.65	3.3/1.8	1.155	150
11	VDD_PHY_1V2	LDO6	1.14	1.2	1.26	300
12	POR_B	POR_B	--	--	--	--

Rev. 1.0	Prototype Version
Rev. 1.1	<ol style="list-style-type: none"> 1. Swapping USB1 and USB2 in J9 2. Changing U10 Vin fro 3.3V to 5V 3. Adding R86 (1M) and R87 (10) for AI's Crystal 4. Adding 1KBit EEPROM 5. Move SPDIF_EXT_CLK from pin 59 to pin 30 6. Move SAI5_RXFS from pin 55 to pin 28 to support USB_PWR_EN 7. Adding SWDIO1 and SWDCLK1 to support NINA-B flashing 8. Adding an assembly option to connect the AI chip to the PCIe 9. Adding Pull-Down on JTAG_nTRST (R105) to enable IMX8M-Nano booting
Rev. 1.2	<ol style="list-style-type: none"> 1. AI chip is connected using the PCIe interface only. 2. Replacing the WI-Fi to Murata's LBEE5HY1MW-230. 3. Changing R20 to 10K and marking it as DNU 4. Changing R80 to 2.49K (VDD09 = 1.0V). 5. Adding C249, 22uF capacitor to VDD0.9V . 6. Adding R157, 0 OHM, to add optional connection of 2.5V to NVCC_ENET 7. Adding R158, 10K, pull-up to support active low led activity 8. R45 is DNU enable uSD card power during Boot

SRMM8QDW00D02GE008V12C0 nA nW



Copyright (c) 2014 SolidRun Ltd.
Released under Creative Commons Attribution 3.0 Unported License
All Rights Reserved

Size A	Title Version History	Rev 1.2
Date:	Monday, January 06, 2020	Sheet 12 of 12