




LVDS0 group of differential pairs
Can change position of pairs




QSPI is a group
Can replace signals



ETH1 group of differential pairs
Can replace pairs position




BOOT_MODE1	BOOT_MODE0	Boot Modes
0	0	Boot From Internal Fuses
0	1	USB Serial Download
1	0	USDHC3 (eMMC boot only, SD3 8-bit)
1	1	USDHC2 (SD boot only, SD2)




i.MX8M Plus IO Interface

U1I i.MX8MP - NAND




MIMX8MP8DVNLZAA
QUAD CORTEX A53+M4 VPU, ML, ISP1.8GHZ
COM.




For QSPI High Speed Operation, use dummy DQS generated by FlexSPI controller and looped back through the DQS pad. Use a 10-18pF cap load on DQS to compensate SIQ&SCK pins load.

U1H i.MX8MP - SAI




MIMX8MP8DVNLZAA
QUAD CORTEX A53+M4 VPU, ML, ISP1.8GHZ
COM.

U1K TSN i.MX8MP - eNET




MIMX8MP8DVNLZAA
QUAD CORTEX A53+M4 VPU, ML, ISP1.8GHZ
COM.

U1L i.MX8MP - Peri




MIMX8MP8DVNLZAA
QUAD CORTEX A53+M4 VPU, ML, ISP1.8GHZ
COM.











External PU is necessary for SD2_RESET_B to enable SD card power as default!

U1J i.MX8MP - SD



MIMX8MP8DVNLZAA
QUAD CORTEX A53+M4 VPU, ML, ISP1.8GHZ
COM.

i.MX8M Plus PHYs





SRMP8QDW00D03GE008V11C0

Copyright (c) 2014 SolidRun Ltd.
Released under Creative Commons Attribution 3.0 Unported License
All Rights Reserved

Size	C	Title	CPU PHY	Rev	1.1
Date:	Wednesday, February 17, 2021			Sheet	5 of 11

i.MX8M Plus MISC

JTAG Debug



SRMP8QDW00D03GE008V11C0






Copyright (c) 2014 SolidRun Ltd.
 Released under Creative Commons Attribution 3.0 Unported License
 All Rights Reserved

Size B	Title CPU MISC	Rev 1.1
Date: Wednesday, February 17, 2021		Sheet 6 of 11

Storage

eMMC5.1






SRMP8QDW00D03GE008V11C0



Copyright (c) 2014 SolidRun Ltd.
Released under Creative Commons Attribution 3.0 Unported License
All Rights Reserved

Size B	Title eMMC/EEPROM	Rev 1.1
Date: Wednesday, February 17, 2021	Sheet 7 of 11	

SYS PMIC



i.MX8M Plus LPDDR4 EVK Power Sequence


SEQ	PWR/Signal	REG	MIN	TYP	MAX	Max Current(mA)
1	NVCC_SNV5_1V8	LDO1	1.65	1.8	1.95	10
2	32K_INTERNAL	RTC_CLK	--	--	--	--
3	VDD_SOC	BUCK1/3	0.72/0.81	0.85/0.95	0.9/1.0	6000
4	VDD_ARM	BUCK2	0.72/0.81/0.9	0.85/0.95/1.0	0.9/1.0/1.025	3000
5	VDDA_1V8	LDO3	1.71	1.8	1.89	300
6	VDD_1V8/NVCC_XXX	BUCK5	1.65	1.8	1.95	2000
7	NVCC_DRAM_1V1	BUCK6	1.045	1.1	1.155	2000
8	VDD_3V3/NVCC_XXX	BUCK4	3	3.3	3.6	3000
8	VSD_3V3	MUXSW	3	3.3	3.6	400
9	NVCC_SD2	LDO5	3.0/1.65	3.3/1.8	3.6/1.95	150
10	POR_B	POR_B	--	--	--	--

- Note:**
1. PMIC_RST_B is used as Cold Reset as default.
 2. WDOG_B is used as Cold Reset, external pull up is needed for BSD mode.

SRMP8QDW00D03GE008V11C0

SolidRun
Copyright (c) 2014 SolidRun Ltd.
Released under Creative Commons Attribution 3.0 Unported License
All Rights Reserved

Size	Title	Rev
C	PMIC	1.1
Date:	Wednesday, February 17, 2021	Sheet 8 of 11



PHY PIN	PHY CFG	Default	Default Configuration
RXD0	PHYADDRESS0	0	PHY Address 0x0
RXD1	PHYADDRESS1	0	
RXD2	PHYADDRESS2	0	
RXD3	PHYADDRESS3	0	
PHY_CFG0	Forced/Advertised	EXT	10 half duplex (HD)/full duplex (FD), 100 HD/FD, and 1000 FD slave Downspeed, EDPD, and EEE
PHY_CFG1	EXT	EXT	Auto MDIX, Prefer MDI
MDIX_MODE	Auto MDIX	EXT	Auto MDIX, Prefer MDI
MACIF_SEL1	MACInterface Selection	0	RGMII RXC/TXC
MACIF_SEL0	Selection	0	2 ns delay