

i.MX6 SMART DEVICE SYSTEM

MCIMX6Q-SDB, MCIMX6Q-SDP, MCIMX6DL-SDP

To Extract BOM:

Item\Quantity\Assembly\Part\Description\Manufacturer\Manufacturer P\PriorityPN\PCB Footprint\Reference
 {Item}\{Quantity}\{ASSY_OPT}\{Value}\{DESCRIPTION}\{MFG_NAME01}\{MFG_PN01}\{PRIORITY_PN}\{PCB Footprint}\{Reference}

Assembly options naming -

1. No name - always assemble; or if DDR / processor choose one
2. DNP - Do not place
3. FE - fast ethernet
4. GE - gigabit ethernet
5. WIFI - WIFI and BT option
6. PMDDR - DDR and possibly SoC
7. PMSOC - SoC power management device
8. DDR64 - Full 64bit DDR (i.e. 4 devices)
9. PMDDR & 1.5V - 1.5 V DDR devices
10. PMDDR & 1.35V - 1.35V DDR devices

Different configuration wizard -

GENERAL DESIGN NOTES


1. Unless Otherwise Specified:
 - All resistors are in ohms, 5%, 1/16 Watt
 - All capacitors are in uF, 20%, 50V
 - All voltages are DC
 - All polarized capacitors are Tantalum
2. Critical components that require tolerances tighter than listed in Note 1 are labeled with required tolerance on schematic. Non-critical components may be filled with tighter tolerance parts for BOM consolidation purposes, but may be changed to meet the general tolerances of Note 1 if desired.
3. Interrupted lines coded with the same letter or letter combinations are electrically connected.
4. Device type number is for reference only. The number varies with the manufacturer.
5. Special signal usage:
 - B or n Denotes - Active-Low Signal
 - <> or [] Denotes - Vectored Signals
6. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.



AC ADAPTER SPECIFICATIONS

DC Voltage Output: 5VDC
 Current Output: ~5A (depending on application)
 Polarity: 
 Inner Diameter: 2.1mm
 Outer Diameter: 5.5mm

Revision History

Rev. Code	Date	Description
X1	11/02/2011	Rev X1 Draft
A	12/15/2011	Release to Prototype Phase
AX1	02/09/12	Draft Rev B Re-spin: - Changed Audio CODEC to WM8962 per Marketing Request. - Removed two digital microphones. Changed pins to Wolfson WM2730 per Marketing. - Connected NVCC_7TAG rail to GEN_V3. - Added PFEET switch to SHUNT supply to isolate it from System power. - Changed HDMI Media guard to GND20 IC to correct I2C HDMI issue. - Changed voltage sense on I2C level shifter. - Changed SMI to 3.15V output. Moved audio 1.8V to GEN_V3. - Changed camera I/O supply to VGEN3, other I/O loads moved to VGEN1. - Added isolation PFEETs to Audio voltage supplies. - Switched USB_OTG_IO to pin ENET_RX_CS. USBOTG_OC to pin RIM2 and USBH1_OC to pin RIM_DSD to match pinmux functionality. - Added parallel termination resistors to PCIe differential clock traces. - Added back generation DEVSLP option for SATA connection. - Moved CSIO_PWR_EN to MAMP_V3_CS to correct pull up voltage issue. - Deleted auxiliary 3.15V voltage regulator. - Designated several capacitors on processor core power rails as DNP. Validation proved unnecessary. This pin must be unconnected for Ethernet 1588 (time stamp) functionality to work. - Added shield ground pins to USB connector. - Changed external speaker capacitors to higher voltage rating. - Connected regulator to supply 3.0V power to VGEN3. - Changed PFI00 microprocessor program circuit to DNP. - Added 5V supply to I2C expansion headers. - Connected HPOUTFB directly to Audio GND. - Connected VDDIO1 to ground to boot BMC from program settings. - Added isolation to prevent back powering board from USB when no battery present. - Back annotated schematic to layout. RESET may have changed from Rev A. - Populated optional "PWRON" button circuit for use with Android. - Removed write protect from USB flash. - Removed LC filter circuit from external speakers. - Added an additional 2.2uF capacitor to MUCIE_3V2 next to connector. - Updated Power Rail, IOMUX, and Configuration TABLES.
B	02/17/12	Release to Production
B1	04/11/12	Release to Production - Depopulated Q512 because of schematic error. - Cut trace to Q512 pin 5 to prevent false USB plug in detects. - Added schematic page to detail applicable board TDAs that affect Rev B boards. - Populating CAN components U317 and U318 per Marketing Request. - Added resistor R01 across pads for CS3 to improve 24MHz clock stability. - Pull up resistors R07 and R08 have been changed to DNP.
B2	05/04/12	- Changed Marketing part number to MCIMX6Q-SDP - Changed R7, R12 and R50 to DNP - Changed C340 to "POPULATED"
B3	05/25/12	- Changed D083 Memory to new 1.35V capable memory M741K128M4J7. - Changed C340 to 1.0 uF per Wolfson recommendation. - Changed R183 and R189 to 2.7K pull ups to bring I2C rise time into specification.
B4	07/18/12	- Removed buffers U300 and U301 from digital microphone data outputs. - A note is added to show required hand wire modification. - The Battery Charge Done LED is disconnected and R222 is depopulated. - New parts R227, CX1 and UX1 are added. Traces show required hand modifications. - Optional Power On Circuit has been disabled and U311 and R378 are now DNP. A new Diode DX1 has been added to allow RIM_D09 to sense a button press. - RESET button BR2 now connects to the PWRON pin of the PMIC. - Added I2M pull down resistor R23 to SC20B trace. - SIM Card Connector COM1 is now populated by default. - Battery Connector Header COM1 is now populated by default. - Changed resistors R174 and R176 and is depopulated by default. - U300 R05 will not be connected to I2C channel unless needed. - Replaced digital microphones with Analog Devices ADM421. - Disabled USB_DEF_GND_LED circuit. Configured GPIO_1 for WOOD_B output.
B5	09/20/12	- Changed U1 to 1.9M 6 T01.2 processor. - Changed C68 and C716 to DNP. - Populated C682 and C716 with 22uF capacitors.
C	09/12/12	- All hand wire changes made in Revision B4 are now formally made in the netlist and the layout files. - Q512 is changed to populated. - Optional START-Up circuit has been modified. - PMIC Programming Micro-Processor is removed. - C11 capacitor is changed to C304 - DX1 diode is changed to D4 - R11 resistor changed to R16 - R22 resistor changed to R19 - R23 resistor changed to R20 - UX1 buffer changed to U507 - Add DNP Input to U13 buffer for USB_OTG_PWR_EN. Buffer now powered from GEN_V3. - PA_AIN and VDD_PA signals now connected to ground. - Added resistor options to RIM_DA7 trace to EPD connector. - Connected RIM_DA7 to EPD connector J308 to supply SDCS if needed. - Optional LDO 09 is now depopulated. - Added Connector J13 to support BT from SDIO Card through DNP resistors. - Added GPIO control of Battery Charge Enable pins through DNP resistor. - Changed C384 to 0.22uF - Changed C31 to 47uF. - Added C385 as second 22uF capacitor in parallel with C346. - Changed C561, C562, C566 and C596 to 0.47uF. - Added additional 1uF bulk capacitor C38 to SD socket VDD supply. - Added option to route HDMI DDC comms separate from I2C comms channel. - CS97 populated to provide de-bounces to RESET circuit. - Depopulated C68, C612. Populated C682, C716 closer to pins. - Depopulated C39, C305, C307, C308, C309, C311, C373 and C381. - Added DNP R302 to provide alternate 5V supply path to USB_H1_VBUS. - Added DNP R302 to provide alternate path of PMIC 5V supply (tied to VDDSDC). - Added DNP L25 and L26 to provide alternate 2.8V supply path to camera modules. - Added test pads to I2M chip data lanes to support testing with will 24-bit panels. - Changed capacitors C6 and C7 to zero Ohm resistors R307 and R308 per PCIe spec.
C1	09/27/12	- Changed Ref Des R307 and R308 back to C6 and C7 to match layout netlist.
C2	11/09/12	- Moved Ferrite Beads L10 and L17 to pads for L15 and L26. - Camera Analog Voltage supply moved to VGEN3. - Added notes for 24MHz crystal and USB layout design. - Changed R17, R21, R23, R27, R68, R85, R852, and R860 to 1k resistors due to lead time availability issues.

 Multimedia Application Division, Wireless & Mobile System Group	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.	
Part Number: MCIMX6Q-SMART DEVICE PLATFORM	CPU Classification: FCP
Design ID: MCIMX6Q-SMART DEVICE PLATFORM	Rev: 1.0
Drawn by: Max Meekhan	Page No: TITLE PAGE
Approved:	Doc Number: SOURCE:SCH-27392 PDF:SPF-27392
Date: Monday, May 14, 2012	Sheet: 1 of 10




NOTE:
The VDDARM_CAP and VDDARM23_CAP rails have been optimized for use with the i.MX 6 Quad and i.MX 6 Dualite processors. To achieve the lowest power mode (preventing internal leakage) when using the i.MX 6 Dual and the i.MX 6 SoloLite processors, VDDARM_CAP should be split from VDDARM23_CAP and the VDDARM23_CAP pins should be connected to ground. This can be done on a single board configured for use with all four processors by placing a zero Ohm resistor between the VDDARM_CAP and VDDARM23_CAP rails (in place of the straight net connection). To use the board with different processors, populate the resistor when using Quad and Dualite processors and depopulate resistor when using Dual and SoloLite processors. When using Dual and SoloLite processors, depopulate the capacitors attached to VDDARM23_CAP pins and replace one of the capacitors with a zero Ohm resistor to short pins to ground. The configuration in this schematic will work with all four processors, but will not result in the most power optimized configuration for the i.MX 6 Dual and Solo processors.

LAYOUT NOTE:
It is critical that the bulk and decoupling capacitors placed on the VDDARM_CAP, VDDARM23_CAP, VDDSOC_CAP and VDDPU rails be placed directly underneath the processors. Development testing has shown that proper placement of the capacitors can reduce ripple on the voltage rails by as much as 50% compared to placing capacitors outside the physical boundaries of the processor. These will result in more stable processor operations.

NOTE:
Diode D10 is required to correct a problem on a small number of i.MX6 Dualite parts in which VDDSNVS does not come up when VDDHIGH_IN is applied. A similar problem was corrected on i.MX6Q 701.2 processors. The diode is left populated for compatibility across the Smart Device family of boards.



MX6 power domains under-BGA decoupling













(These capacitors are part of i.MX6Q DDR3 Power Domain. They decouple pins shown on Page 4 of these schematics)

Solo and Du can only support static EM2 (2/3)

NOTE:
Freescale has validated two different sets of decoupling capacitors and board layouts for use with the i.MX 6 processor. The customer is free to choose the desired decoupling scheme. This scheme uses fewer components. The alternate scheme can be found on the ARD board. Refer to SCH-27142 and LAX-27142.




From DISP Interface...
 Could be applicable to EIM/PU1 DFI as well
 DIO_PIN2 <-> HSYNC
 DIO_PIN3 <-> VSYNC
 DIO_PIN4 <-> CNTRST
 DIO_PIN15 <-> DRDY



Note:
 1) R216 is required to correct a known 24MHz slow starting issue present on some i.MX 6 part. Please refer to the i.MX 6 Processor Errata, issue # ERR003745 for more details.
 2) Per bulletin EB930, the i.MX6 processor may drive the 24 MHz crystal up to 250 uW. Freescale recommends following the guidelines contained in the bulletin.
 The HW Developer Guide contains additional information.

Layout: High speed data lines : 50 ohms



NOTE 1:

Using bit swapping for DATA bus to allow easy pcb routing.

When using data bit swapping the low order bit of each byte must reside at bit 0 of the byte. The remaining 7 data bits can be swapped freely. This restriction is for write leveling calibration.
Example D0 to D0 or D0 to D8, and D1-7 can be swapped.


When swapping byte lanes on 16-bit memories, remember to move the DQMx, DQSx, and DQSx_B signals for that byte lane.

ICAP Classification: FCP, FILD, PUB: X





Drawing Title: **MCIMX6Q-SMART DEVICE PLATFORM**

Page Title: **DDR3 MEMORY**

Doc Number	SOURCE-SC4-27392 PDF-SPF-27392
Date	Sunday, November 14, 2021
Sheet	4 of 10



Title		<Title>
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Thursday, November 25, 2021	Sheet 5 of 10




freescale™

ICAP Classification: FCP: FIUO: PUB: X
 Drawing Title: **MCIMX6Q-SMART DEVICE PLATFORM**
 Page Title: **WIFI + BT + FM**

Size C	Document Number	SOURCE: SCH-27392 PDF-SPF-27392	Rev C2
Date:	Tuesday, February 01, 2022	Sheet 6 of 10	

PHY PIN	PHY CFG	Default	Default Configuration
RKD0	PHYADDRESS0	0	PHY Address Dn0
RKD1	PHYADDRESS1	0	
RKD2	PHYADDRESS2	0	
RKD3	PHYADDRESS3	0	
PHY_CFG0	Force/Advertised	EXT	10 half duplex (HD/Full duplex (FD), 100 HD/FD, and 1000 FD slave Downgrade, EEEE, and IEEE
PHY_CFG1			
MDIX_MODE	Auto-MDIX	EXT	Auto-MDIX, Prefer MDI
MACIF_SEL1	MAC interface Selection	0	RGMII RxC/Tx/C
MACIF_SELO		0	2 ns delay




GAP Classification:		FCP	FXC
Drawing Use:		PUBL X	
MCIMX6Q-SMART DEVICE PLATFORM			
Page 16:			
ETHERNET			
Size:	Document Number:	Source: SCH-37922-PHY-SPP-37922	Rev:
0	0		02
Date: Tuesday, January 17, 2012			

JTAG



JTAG

This is mandatory pull down; or can be directly connected to GND (check spec); this can also be combined with other resistors




Not placed short.
Can be used to force NVCC_SD3 (eMMC interface) to VCC_3V3


C51 is not assembled anymore since it has mechanical issues when being assembled with the board to board header on the carrier side. Instead C426 is always assembled




C426 is always assembled. It covers the SPI and eMMC 3.3v since C51 has issues when being assembled.

freescale
 ICAP Classification: FCP: FIUO: PUBL: X
 Drawing Title: **MCIMX6Q-SMART DEVICE PLATFORM**
 Page Title: **JTAG, DEBUG**
 Size C | Document Number SOURCE: SCH-27392 PDF: SPF-27392 | Rev C2
 Date: Sunday, November 14, 2021 | Sheet 8 of 10



				
ICAP Classification:		FCP:	FIUO:	PUBL: X
Drawing Title:				MCIMX6Q-SMART DEVICE PLATFORM
Page Title:				BOOT SELECT
Size C	Document Number	SOURCE: SCH-27392 PDF: SPF-27392		Rev C2
Date:	Sunday, June 27, 2021	Sheet	8	of 10



Make top layer planes connected to L1514 and L1515 in a way that will enable patching a board for current sensing or DDR, ARM and SOC power.