

i.MX6 SMART DEVICE SYSTEM

MCIMX6Q-SDB, MCIMX6Q-SDP, MCIMX6DL-SDP

To Extract BOM:

```
Item\Quantity\tAssemblyOption\tPart\tDescription\tManufacturer\tManufacturer P\tPriorityPN\tPCB Footprint\tReference
{Item}\t{Quantity}\t{ASSY_OPT}\t{Value}\t{DESCRIPTION}\t{MFG_NAME01}\t{MFG_PN01}\t{PRIORITY_PN}\t{PCB Footprint}\t{Reference}
```

Assembly options naming -

1. No name - always assemble; or if DDR / processor choose one
2. DNP - Do not place
3. FE - fast ethernet
4. GE - gigabit ethernet
5. WIFI - WIFI and BT option
6. PMDDR - DDR and possibly SoC
7. PMSOC - SoC power management device
8. DDR64 - Full 64bit DDR (i.e. 4 devices)
9. PMDDR & 1.5V - 1.5 V DDR devices
10. PMDDR & 1.35V - 1.35V DDR devices

Different configuration wizard -

GENERAL DESIGN NOTES

1. Unless Otherwise Specified:

- All resistors are in ohms, 5%, 1/16 Watt
- All capacitors are in uF, 20%, 50V
- All voltages are DC
- All polarized capacitors are Tantalum

2. Critical components that require tolerances tighter than listed in Note 1 are labeled with required tolerance on schematic. Non-critical components may be filled with tighter tolerance parts for BOM consolidation purposes, but may be changed to meet the general tolerances of Note 1 if desired.

3. Interrupted lines coded with the same letter or letter combinations are electrically connected.

4. Device type number is for reference only. The number varies with the manufacturer.

5. Special signal usage:

- B or 'n' Denotes - Active-Low Signals

- <> or [] Denotes - Vectorized Signals

6. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

AC ADAPTER SPECIFICATIONS


DC Voltage Output: 5VDC
Current Output ~ 5A (depending on application)
Polarity: Inner Diameter: 2.1mm
Outer Diameter: 5.5mm


Revision History


Rev. Code	Date	Description
X1	11/02/2011	Rev X1 Draft
A	12/15/2011	Release to Prototype Phase
AX1	02/09/12	<p>Draft Rev B Schematic:</p> <ul style="list-style-type: none"> - Removed two digital microphones. Changed mics to Wolfson WM2730 per Marketing. - Changed I2C bus to 1.35V output. - Added PFET Switch to SW8T supply to isolate it from System power. - Changed I2C bus to 1.35V output to correct I2C HDMI issue. - Changed SW4 to 3.15V output. Moved audio 1.8V to GEN_1V. - Changed SW5 to 3.15V output. Moved audio 1.8V to VGEN1. - Added isolation PFETs to Audio voltage supplies. - Separated I2C bus from SW8T supply to pin EIM2 and USBH_OC to pin EIM_D30 to match pinouts functionality. - Added parallel termination resistor to differential clock traces. - Added serial generation REV0.0 option for SATA interface. - Moved DISPD_PWR_EN to HANWF_WA_J to correct pull up voltage issue. - Designated several capacitors on processor core power rails as DNP. - Used R839 to connect VDDIO to VDDIO. - Moved I2C3 SDA from GPIO_16. This pin must be unconnected for I2C functionality (time stamp functionality will work). - Added shield ground connection to AVB connectors. - Changed external speaker capacitors to higher voltage rating. - Designated several capacitors on processor core power rails as DNP. - Moved PEI010 microprocessor program circuit to DNP. - Added I2C bus to ground to be pulled from USB when no battery present. - Connected I2COTP to ground to be pulled from USB when no battery present. - Back annotated Schematic to Layout. REFDES may have changed from Rev A. - Removed write protect on NOR Flash. - Removed write protect on SPI Flash. - Added an additional 2.100uF capacitors to MPCIe_SV3 next to connector. - Updated Power Rail, IOMUX, and Configuration Tables.
B	02/17/12	Release to Production
B1	04/11/12	<p>Releases to Production</p> <ul style="list-style-type: none"> - Depopulated Q112 because of schematic error. - Cut trace to U12 pin 5 to prevent false alarm in defects. - Populated component U118 on applicable board TDAs that affect Rev B boards. - Populated component U117 on applicable board TDAs that affect Rev A boards. - Added isolators to U118 to improve clock stability. - Pull up resistors R829 and R839 have been changed to DNP.
B2	05/04/12	<ul style="list-style-type: none"> - Changed Marketing part number to MCIMX6Q-SDP - Changed R7, R112 and R855 to DNP - Changed C540 to "POPULATED"
B3	05/25/12	<ul style="list-style-type: none"> - Changed DDR3 Memory to new 1.35V capable memory MT41K128M16JT. - Changed C405 to 1.35V per Wolfson Recommendation. - Changed R833 and R839 to 2.37k pull ups to bring I2C rise time into specification.
B4	07/18/12	<ul style="list-style-type: none"> - Removed buffers US00 and US02 from digital microphone data outputs. - A note is added to show required hand wire modification. - The Battery Charge Board LID is disconnected from R829 and populated. - New component CX1 has been populated. - Optional Power On Circuit has been disabled and U511 and U578 have been removed. The optional power on circuit now uses the new EIM_D29 to sense a button press. - Added 10K pull down resistors to the PEI010 pin of the PMC. - Added 10K pull down resistor RX3 to SDC02 trace. - I2C Card Connector C001 has now populated by default. - I2C Card Connector C002 has now populated by default. - Changed resistor R114 and R117 and to depopulated by default. - Added component U118 to support I2C card. - Replaced digital microphones with Analog Devices ADM421. - Disabled USB_GND_CMR_L2K circuit. Configured GPIO_1 for WOOG_B output.
B5	09/20/12	<ul style="list-style-type: none"> - Changed UI to i-MX 6 TQ122 processor. - Changed U1 to U118. - Populated C682 and C716 with 22uF capacitors.
C	09/12/12	<ul style="list-style-type: none"> - All hand wire changes made in Revision B4 are now formally made in the netlist and the layout files. - All hand wire changes are populated. - Optional Start Up circuit has been modified. - PMD Programming Micro-Processor is removed. - CX1 component has been moved to C001. - CX1 diode is changed to C4 - CX2 resistor changed to R116 - CX2 resistor changed to R118 - CX3 resistor changed to R115 - CX1 buffer changed to U507 - Add DNP Input to UI1 buffer for OTO_PWR_EN. - EIM2 and EIM_D30 are now 3V3. - PA_ANA and VDDA signals now connected to ground. - Connected EIM_D30 to EMI connector J508. - Connected EIM_D30 to EMI connector J508 to supply SDCE5 if needed. - Added Connector J13 to support BT from SDIO Card through DNP resistors. - Added GND connection of Battery Charge Enable pins through DNP resistor. - CX1 buffer to R114. - Changed C39 to 47uF. - Added component U118 with 22uF capacitor in parallel to C546. - Changed C561, C562, C586 and C596 to 0.47uF. - Added option to route HDMI_LCK comes separated from I2C comms channel. - C597 populated to provide de-bounce to RESET circuit. - Added component U118 with 22uF capacitor in parallel to C546. - Depopulated C39, C561, C567, C608, C609, C610, C674 and C851. - Added component U118 with 22uF capacitor in parallel to C546. - Added DNP R832 to provide alternate gating of PMIC 3V source (tied to VBU00). - Added DNP L29 and L26 to provide alternate 2.8V supply path to camera module. - Added component U118 with 22uF capacitor in parallel to C546. - Changed capacitors C4 and C7 to bare QMS resistors R307 and R308 per PCIe Spec.
C1	09/27/12	<ul style="list-style-type: none"> - Changed Ref Des R307 and R308 back to C6 and C7 to match layout netlist.
C2	11/09/12	<ul style="list-style-type: none"> - Moved Periphs Board L10 and L17 to pads for L15 and L26. - Camera Analog Voltage supply moved to VGEN3. - Added notes for 24MHz crystal and USB layout design. - Change R307 and R308 to C6 and C7 due to lead time availability issues.

freescale		Multimedia Application Division, Wireless & Mobile System Group
This document contains proprietary information of Freescale Semiconductor and shall not be distributed outside Freescale Semiconductor, reproduced or furnished to third parties without the express written permission of Freescale Semiconductor.		
ICAP Classification:	FCP	FUO
Mark/Middle:	Owner:	MCIMX6Q-SMART DEVICE PLATFORM
Drawn by:	Page #/##:	
Reviewed by:	Title:	
Approved by:	Page:	
Document Number:	Document Name:	
Rev:	Rev:	
Comments:	Comments:	

Date: Monday, May 13, 2013 Page: 1 of 10 Rev: C2







NOTE 1:
Using bit swapping for DATA bus to allow easy pcb routing
When using data bit swapping the low order bit of each

When using data bit swapping the low order bit of each byte must reside at bit 0 of the byte. The remaining 7 bits can be swapped freely. This restriction is for writing leveling calibration.

Example: P0_0 to P0_1, P0_1 to P0_0, and P1_7 can be swapped.

When swapping byte lanes on 16-bit memories, remember to move the DQMX, DQSx, and DQSx_B signals for that byte lane.



ICAO Classification: ECD: FIUO: PUBL: X


ICAP Classification: FCP: P100: PUBL: X
Drawing Title:


MCIMX6Q-SMART DEVICE PLATFORM



Page Title: DDR3 MEMORY

Size Document Number SOURCE: SCLL 27202 PDF-SPL 27202


SOURCE: SCR-27392 PDF:SPF-27392









JTAG







Make top layer planes connected to L1514 and L1515 in a way that will enable patching a board for current sensing or DDR, ARM and SOC power.